MiniMax M2.5/M2.7 — B200 vs GB300 NVL72 Performance per Dollar
Cost per million tokens of B200 (NVIDIA Blackwell) versus GB300 NVL72 (NVIDIA Blackwell) on MiniMax M2.5/M2.7. Owning-hyperscaler TCO normalized by output tokens — performance per dollar across LLM workloads. Pick the more cost-efficient SKU at every target interactivity level. Use the chart controls below to switch sequences, precisions, and metrics — same interactions as the main inference chart.
On MiniMax M2.5/M2.7 at 69 tok/s/user, the per-million math comes out to $0.06 for B200 and $0.08 for GB300 NVL72; B200 delivers 27% more output per dollar.
At 108 tok/s/user on MiniMax M2.5/M2.7, B200 costs $0.17 per million tokens; GB300 NVL72 costs $0.21. B200 is 27% more cost-efficient at this operating point.
B200 edges GB300 NVL72 at 147 tok/s/user on MiniMax M2.5/M2.7 — $0.53 per million tokens versus $0.64, a 19% cost-per-token gap. (Numbers reflect the default 1k/1k · fp4 selection for this URL — table and chart below update if you change sequence, precision, or model in the controls.)
Chip pricing (owning hyperscaler): B200 $1.73/chip/hr · GB300 NVL72 $2.31/chip/hr. Source: SemiAnalysis Market July 2026 Pricing Surveys & AI Cloud TCO Model.
| Metric | Interactivity (tok/s/user) | Interactivity (tok/s/user) | Interactivity (tok/s/user) |
|---|---|---|---|
| Dollar per Million Tokens | B200:$0.060GB300 NVL72:$0.076 | B200:$0.165GB300 NVL72:$0.210 | B200:$0.533GB300 NVL72:$0.636 |
| Concurrency | B200:~711GB300 NVL72:~1024 | B200:~128GB300 NVL72:~121 | B200:~16GB300 NVL72:~22 |
Cost per Million Total Tokens (Owning - Hyperscaler) vs. Interactivity
MiniMax M2.5/2.7 230B • FP4 • 8K / 1K • Source: SemiAnalysis InferenceX™
MiniMax M2.5/2.7 230B • FP4 • 8K / 1K • Source: SemiAnalysis InferenceX™TCO $/chip/hr: VR200: 3.61H100: 1.17H200: 1.22B200: 1.73B300: 2.26GB200: 1.86GB300: 2.31MI300X: 0.95MI325X: 1.1MI355X: 1.5RTX6000PRO: 0.68Jalapeño (Teacup): 1.47
Source: SemiAnalysis Market July 2026 Pricing Surveys & AI Cloud TCO Model
Note: Disaggregated inference configurations (e.g., MoRI SGLang, Dynamo TRTLLM) calculate cost per million tokens per decode chip or per prefill chip, rather than per total chip count. This makes direct token cost comparison with aggregated configs not an apples-to-apples comparison.
Note: Disaggregated inference configurations (e.g., MoRI SGLang, Dynamo TRTLLM) calculate input throughput per decode chip or per prefill chip, rather than per total chip count. This makes direct input throughput comparison with aggregated configs not an apples-to-apples comparison.
Note: Disaggregated inference configurations (e.g., MoRI SGLang, Dynamo TRTLLM) calculate output throughput per decode chip or per prefill chip, rather than per total chip count. This makes direct output throughput comparison with aggregated configs not an apples-to-apples comparison.
Note: Disaggregated inference configurations (e.g., MoRI SGLang, Dynamo TRTLLM) calculate power per decode chip or per prefill chip, rather than per total chip count. This makes direct power comparison with aggregated configs not an apples-to-apples comparison.
Note: Disaggregated inference configurations (e.g., MoRI SGLang, Dynamo TRTLLM) calculate Joules per decode chip or per prefill chip, rather than per total chip count. This makes direct Joules per token comparison with aggregated configs not an apples-to-apples comparison.
No data available
Please change the model, sequence, precision, date range or chip selection.
Shift+Scroll to zoom • Drag to pan • Double-click to reset • Click a point to pin tooltip
Interactivity is the rate at which a single user receives generated tokens while the model streams its answer — how quickly new words appear on screen. Higher values feel snappier; operators trade it against batch throughput.
Estimated infrastructure cost of producing one million total tokens (input + output) at this operating point, priced with the all-in hourly ownership cost of a hyperscaler operator. Lower is cheaper.
Formula: $/Mtok = all-in cost per chip-hour ($) × 1,000,000 ÷ (3,600 × total tok/s/chip)